• Türkçe
    • English
  • English 
    • Türkçe
    • English
  • Login
View Item 
  •   DSpace@ÖHÜ
  • Rektörlüğe Bağlı Birimler
  • Öksüz Yayınlar
  • Öksüz Yayınlar Koleksiyonu - Scopus
  • View Item
  •   DSpace@ÖHÜ
  • Rektörlüğe Bağlı Birimler
  • Öksüz Yayınlar
  • Öksüz Yayınlar Koleksiyonu - Scopus
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Evaluation of the static performance of a simulation-stimulation interface for power hardware in the Loop

Access

info:eu-repo/semantics/closedAccess

Date

2003

Author

Ayasun S.
Fischl R.
Chmielewski T.
Vallieu S.
Miu K.
Nwankpa C.

Metadata

Show full item record

Abstract

This paper gives an evaluation framework of the static performance of a Simulation-Stimulation Interface (SSI) for Power Hardware in the Loop (PHIL) applications. The PHIL system is a hybrid system consisting of Hardware-Under-Test (HUT) connected to a Virtual Rest of the Power System (VROPS) via a Simulation-Stimulation Interface (SSI). The SSI maps the discrete time input/output signals of the VROPS to the continuous time power input/output signals of the HUT. Ideally, the performance of the PHIL should be the same as the actual power system consisting of the HUT connected to the Rest of the System hardware. The evaluation of the PHIL performance is made in terms of its electric power matching capability. Since the SSI is the key component affecting the power matching, this paper evaluates the effect of the SSI parameters on the static performance of PHIL, specifically, the power system loadability/maximum power transfer. The results are illustrated using P-Q curves of simple 2-bus l? system consisting of a generator, line and RL load. An experimental system was used to generate the baseline data for the simulation that was performed using Simulink. The study concentrated on the effect of time delay encountered in the SSI and VROPS processing on the maximum power transfer (i.e., P-Q curves) of the PHIL relative to that of the experimental system. The results show the decrease in maximum power transfer capability as the time delay increases to 1 msec. © 2003 IEEE.

Source

2003 IEEE Bologna PowerTech - Conference Proceedings

Volume

3

URI

https://dx.doi.org/10.1109/PTC.2003.1304513
https://hdl.handle.net/11480/1329

Collections

  • Bildiri Koleksiyonu [115]
  • Öksüz Yayınlar Koleksiyonu - Scopus [2338]



DSpace software copyright © 2002-2015  DuraSpace
Contact Us | Send Feedback
Theme by 
@mire NV
 

 




| Policy | Guide | Contact |

DSpace@ÖHÜ

by OpenAIRE
Advanced Search

sherpa/romeo

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsInstitution AuthorORCIDTitlesSubjectsTypeLanguageDepartmentCategoryPublisherAccess TypeThis CollectionBy Issue DateAuthorsInstitution AuthorORCIDTitlesSubjectsTypeLanguageDepartmentCategoryPublisherAccess Type

My Account

LoginRegister

Statistics

View Google Analytics Statistics

DSpace software copyright © 2002-2015  DuraSpace
Contact Us | Send Feedback
Theme by 
@mire NV
 

 


|| Policy || Guide || Library || Niğde Ömer Halisdemir University || OAI-PMH ||

Ömer Halisdemir Üniversitesi Sabiha Şahenk Kütüphane ve Dokümantasyon Daire Başkanlığı, Niğde, Turkey
If you find any errors in content please report us

Creative Commons License
DSpace@ÖHÜ by Niğde Ömer Halisdemir University Institutional Repository is licensed under a Creative Commons Attribution-NonCommercial-NoDerivs 4.0 Unported License..

DSpace@ÖHÜ:


DSpace 6.2

tarafından İdeal DSpace hizmetleri çerçevesinde özelleştirilerek kurulmuştur.